Process-induced skew variation for scaled 2-D and 3-D ICs by Xu, Hu et al.
Process-Induced Skew Variation for Scaled 2-D and
3-D ICs ∗
Hu Xu
LSI-EPFL
CH-1015, Switzerland
hu.xu@epfl.ch
Vasilis F. Pavlidis
LSI-EPFL
CH-1015, Switzerland
vasileios.pavlidis@epfl.ch
Giovanni De Micheli
LSI-EPFL
CH-1015, Switzerland
giovanni.demicheli@epfl.ch
ABSTRACT
Technology scaling and three-dimensional integration are
two design paradigms that offer high device density. Pro-
cess variations affect these design paradigms in different
ways. The effect of process variations on clock skew for
a 2-D circuit implemented at scaled technology nodes and
for a 3-D circuit with an increasing number of planes is in-
vestigated in this paper. An accurate model used to de-
scribe the effect of the proper sources of variations on each
of these design approaches is proposed. The distribution of
the pair-wise skew variation is obtained for single scaled or
multi-plane (not scaled) clock distribution networks. The
accuracy of the presented statistical skew model is verified
through Monte-Carlo simulations. As shown in this paper,
the clock skew variation due to technology scaling and/or
die stacking exhibits a considerably different behavior. A
comparison between these two design paradigms is offered
such that the appropriate technology node and number of
planes are selected to produce a low clock skew variation and
high operating frequency. A popular global clock tree topol-
ogy is employed in a planar (2-D) circuit where technology
scaling is applied and in a 3-D circuit with an increasing
number of planes. For this clock tree topology, the maxi-
mum supported clock frequency increases from 2.75 GHz to
3.74 GHz by proper die-stacking at a 90 nm technology node.
3-D integration is shown to be an alternative to reduce skew
variation without the need of aggressive technology scaling.
Categories and Subject Descriptors
B.7.1 [Hardware]: Integrated Circuits—VLSI (very large
scale integration)
General Terms
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1. INTRODUCTION
Technology scaling has been the driving force to increase
integration density for the past decades. Three-dimensional
integration emerges as an alternative design paradigm that
can also increase integration density [1]. This increase in
density is achieved by plane stacking without necessarily
scaling the devices, alleviating problems related to scaling,
such as process variations. In very deep sub-micrometer
technologies process variations significantly complicate the
IC design process [2, 3]. One of the affected design tasks is
the increasing difficulty to produce clock distribution net-
works with specific performance characteristics. This situa-
tion is due to the increase and variation of clock skew, which
can limit the maximum operating frequency supported by a
clock distribution network.
Clock skew is, typically, defined as the difference between
the propagation delays of the clock signal from the source
to the sinks of the clock distribution network. High clock
frequencies severely constrain clock skew to allow an as large
as possible portion of the clock period for data processing.
Reducing the interconnect latency can allow relaxed clock
skew constraints or a greater circuit speed.
Clock skew is introduced at the design and fabrication
stages and during the operation of ICs. There is a plethora
of methods to manage the excessive clock skew in the de-
sign phase [4–6]. Careful physical design, however, does not
guarantee the elimination of undesirable skew since the un-
wanted skew can be introduced in other phases. Process
variability is demonstrated to be an important issue in ver-
tically integrated circuits [7]. The effect of process variations
on the performance of 3-D clock distribution networks, how-
ever, has not been considered.
The primary sources of process variations include fluctua-
tions of the gate length, doping concentrations, oxide thick-
ness, and interlevel dielectric (ILD) thickness [2,8]. The re-
sulting process variations are generally divided to inter-die
(die-to-die) and intra-die (within-die) variations. Inter-die
variations affect the characteristics of devices independently
among dice, but the devices within one die are uniformly
affected. Intra-die variations affect the characteristics of de-
vices unequally within one die. Intra-die variations can be
characterized as either systematic or random [9–11]. Since
both intra- and inter-die process variations are present in a
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3-D IC, the modeling of these process variations is required
in the analysis and design of 3-D clock distribution networks.
The effect of intra- and inter-die process variations on the
clock skew for scaled 2-D ICs and 3-D ICs with a different
number of planes is discussed in this paper. This effect is
investigated for a typical global H-tree topology. The pro-
posed model of skew variation can be also used to analyze
other 3-D tree topologies generated by clock tree synthesis
techniques [6, 12].
Results indicate that technology scaling significantly de-
creases skew variations for clock trees. 3-D integration also
decreases skew variation as the number of planes comprising
the circuit increases. This reduction, however, is smaller as
compared to technology scaling. It is demonstrated that by
exploiting both design approaches, the lowest skew variation
can be achieved.
The remainder of this paper is organized as follows. Ex-
isting techniques for skew analysis in 2-D circuits are briefly
reviewed in the following section. A statistical model of the
delay of critical paths in 3-D ICs is also discussed. The prob-
lem of skew analysis for 3-D clock distribution networks is
formulated in Section 3. An accurate clock skew model for
3-D clock trees considering the impact of process variations
is described in Section 4. Simulation results and a compari-
son of 3-D clock trees and scaled 2-D trees are presented in
Section 5. The conclusions are drawn in Section 6.
2. RELATEDWORK
Several techniques for analyzing the effect of process vari-
ation on the clock skew have been developed for 2-D circuits
emphasizing intra-die variations. Some of these techniques
are briefly summarized in this section.
For 2-D ICs, clock skew variations are estimated either by
corner analysis or statistical analysis [13]. Corner analysis is
useful for estimating inter-die process variations for 2-D ICs
but this method often introduces pessimism in the timing of
a circuit. Another method for statistical clock skew analysis
based on Monte Carlo simulation is introduced in [14]; the
computational time of this method is, however, prohibitively
high for large scale ICs. Several statistical skew modeling
and timing analysis methods considering intra-die variations
are presented in [13,15,16] to efficiently analyze skew varia-
tions. Although statistical skew analysis has been explored
in 2-D ICs, the resulting methods cannot be directly ap-
plied to 3-D systems. In 2-D ICs, since the inter-die process
variations uniformly affect the devices within a circuit, the
majority of the skew analysis methods emphasizes the intra-
die variations neglecting the impact of inter-die variations.
Recent work analyzing the effect of process variations on
the performance of 3-D ICs is presented in [3,17], where the
impact of process variations on the delay of critical paths is
studied. The distribution of the maximum delay of datap-
aths is determined by considering that the datapaths have
no common segments. Since the clock paths to different
sinks can have some common segments, these models are
not directly applicable to determine the skew of multiplane
clock distribution networks.
The partial correlation of the clock paths and both the
inter- and intra-die process variations should be considered
in statistical skew analysis for 3-D clock distribution net-
works. The problem of clock skew modeling under these
variations in 3-D ICs is discussed in the following section.
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Figure 1: A 3-D H-tree spanning four planes.
3. PROBLEM DESCRIPTION
The problem of skew analysis for 3-D clock distribution
networks considering process variations is described in this
section. Since both inter- and intra-die process variations
should be considered in 3-D clock distribution networks, the
paths starting from the same node cannot be independently
treated. Consequently, the previous methods used for deter-
mining global skew are not applicable for 3-D clock distri-
bution networks.
Since only the clock skew between the sequential elements
which transfer data between each other (data-related se-
quential elements) affects the performance of a circuit [5,16],
in addition to global skew, appropriate pair-wise skew dis-
tributions are adopted to evaluate the performance of clock
distribution networks [16].
The H-tree is a common topology used to globally dis-
tribute the clock signal within a circuit [4, 5]. A typical
buffered 3-D H-tree is illustrated in Fig. 1 [1,18]. The pair-
wise clock skew used in the following analysis is defined as
the skew between every pair of sinks in 3-D clock distribu-
tion networks, Mskew = {mij |mij = Di −Dj , 1 ≤ i, j ≤ S}.
mij denotes the skew between sinks si and sj . The clock de-
lay to sinks si and sj is denoted by Di and Dj , respectively.
The number of clock sinks is S.
The number of buffers (determined by the length of inter-
connects) in clock trees affect the distribution of the delay
of clock paths. The area and the number of physical planes
constituting a circuit, therefore, significantly affect mij and
the highest supported clock frequency. By investigating the
effect of process variations on Mskew, the appropriate tech-
nology node and number of planes is selected producing a
low Mskew and supporting a high clock frequency.
4. CLOCK SKEWMODELING FOR 3-D
CLOCK TREES
The distribution of clock skew considering inter- and intra-
die process variations in 3-D clock trees is modeled in this
section. The model adopted to obtain the distribution of
buffer delay is first presented in Section 4.1. The distribution
of the delay of a 3-D clock path and the skew between each
pair of sinks in 3-D clock trees is discussed in Section 4.2
and Section 4.3, respectively.
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Figure 2: An elemental circuit used to evaluate the
variations in the buffer characteristics.
4.1 Buffer Delay Distribution
The variation of the buffer delay originates from the de-
vice parameters deviating from their nominal values, as sta-
tistically modeled in [8, 14]. The fluctuation of the buffer
delay is typically approximated as being linear to the device
parameter variations [16, 19]. Alternatively, the variation
in delay can be determined through the variations of the
input capacitance and output resistance [13]. The second
method is enhanced in this paper to more accurately ob-
tain the buffer delay and the correlation between different
buffers. The interconnects constituting the 3-D circuit are
modeled as distributed RC wires.
The delay variation of buffers can be estimated by extract-
ing the variations of the device characteristics [8]. Neverthe-
less, the variation in buffer delay also depends upon the slew
rate of the input signal and the load driven by this buffer.
The circuit illustrated in Fig. 2 is utilized to obtain the
variation of buffer delay for different slew rates of the input
signal and RC load. Let Rin denote the output resistance of
a buffer. Interconnects with diverse impedance characteris-
tics are modeled by setting different Rint and Cint. Different
slew rates of the input signal to the buffer in Fig. 2 are, con-
sequently, investigated.
For a step input signal, the Elmore delay [20] variation
from source S to nodes I and O in Fig. 2, respectively, is
∆DSI = 0.69(Rin +Rint)∆Cb, (1)
∆DSO = ∆DSI + ∆Db + 0.69Cl∆Rb, (2)
where ∆Cb, ∆Rb, and ∆Db are the variation of the input
capacitance, the output resistance, and the intrinsic delay
of the buffer, respectively.
Monte Carlo simulations are performed to evaluate the
delay variation at nodes I and O where Cl is set to two
different values (e.g., 0 and 200 fF). The probability distri-
bution function (PDF) of ∆Cb, ∆Rb, and ∆Db is obtained
through (1) and (2). An example of a buffer consisting of
two inverters based on a UMC 90 nm CMOS technology [21]
is simulated. The PDF of ∆Cb, ∆Rb, and ∆Db is illustrated
in Fig. 3.
The set up of the circuit and the resulting variations of the
characteristics of the buffer are reported in Table 1. Slew 1
and slew 2 denote two different slew rates at node I due to
two dissimilar pairs of Rint and Cint. The standard devia-
tion σ of the distribution of ∆Rb, ∆Cb, and ∆Db is shown
to non-negligibly depend on the input slew. When the slew
rate increases, the distribution of ∆Cb and ∆Db becomes
narrower, while the distribution of ∆Rb widens. The statis-
tical delay characteristics of the buffers are, therefore, more
accurately captured by considering the different slew rate of
the input signal. Since the slew rate and load capacitance
of the clock buffers are carefully balanced in well designed
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Figure 3: The PDF of (a) ∆Rb, (b) ∆Cb, and (c) ∆Db
due to different slew rates of the input signal. The
settings of the circuit in Fig. 2 and the resulting
variations are listed in Table 1.
clock trees [22], there is a small set of Rint and Cint which
needs to be simulated for a clock tree.
Table 1: Characteristics of the Elemental Circuit
and Resulting Variations.
Slew rate [mV/ps] σRb [Ω] σCb [fF] σDb [ps]
2.57 18.33 0.43 2.45
11.31 32.20 0.22 0.85
The process variations include inter-die (D2D) and intra-
die (WID) variations, which are independent from each other
[10]. ∆Rb, ∆Cb, and ∆Db are each expressed by the sum-
mation of the terms produced by D2D and WID variations.
The values of D2D and WID variations can be obtained
from experimental data [10,11] or statistical parameters model
files [21]. The distribution of D2D and WID variations are
modeled as a Gaussian distribution. The mean value and
standard deviation are obtained through Monte-Carlo sim-
ulations with industrial libraries [21,23].
4.2 The Delay Distribution of a 3-DClock Path
An example of a 3-D clock path is illustrated in Fig. 4.
The devices on different physical planes are connected by
Through Silicon Vias (TSVs) [24], which, in turn, are mod-
eled as RC wires of different resistance and capacitance as
compared to the horizontal wires (e.g., RTSV and CTSV in
Fig. 4).
For a clock path consisting of buffers i − 1, i, and i + 1,
through (1) and (2), the component of the variation of the
clock delay ∆di related to the delay variation of buffer i but
unrelated to the delay variation of other buffers along the
same path, is rewritten as
∆di ≈ 0.69[R′in(i)∆Cb(i) + ∆Rb(i)C′l(i)
+R′b(i)∆Cb(j))] + ∆Db(i), (3)
Rin(i) = Rb(i−1) +RTSV , (4)
Cl(i) = 2Cint + Cb(i+1) + Cb(j). (5)
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Figure 4: Electrical model of a segment of a clock
path.
The prime (′) denotes the nominal (mean) values.
The ∆Rb(i), ∆Cb(i), and ∆Db(i) are assumed to be fully
correlated. According to (3), ∆di is approximated as a
Gaussian distribution,
f∆di = N (0, σ2dD2Di + σ
2
dWIDi
). (6)
Consequently, for a 3-D clock path to a sink s which includes
ns clock buffers, the variation of the delay is expressed as
the summation of expression (3) applied to each buffer along
the path,
∆Ds =
ns∑
i=1
∆di. (7)
The WID and D2D sources of ∆Ds are introduced in the
following sub-sections, respectively.
4.2.1 WID VariationModel for the Delay of 3-D Clock
Paths
The correlation of the impact of WID variations on differ-
ent buffers can be systematic or independent. The system-
atic WID variations often exhibit spatial correlation [11,25],
which can be modeled as a combination of multi-level ran-
dom WID variations [25]. Consequently, a model for the ran-
dom WID variations is utilized herein, following the methods
used by other statistical skew analysis and process variation
analysis papers [13, 15–17]. The validity of this approach is
discussed and demonstrated in these publications. Accord-
ing to (3)-(7), the distribution of the delay of sink s due to
WID variations is a Gaussian distribution and the PDF is
f∆DWIDs = N (0,
ns∑
i=1
σ2dWIDi
). (8)
4.2.2 D2D VariationModel for the Delay of 3-D Clock
Paths
The variation of the delay of 3-D clock paths due to the
D2D process variations is the sum of the variations of the
buffer delay in all the planes,
∆DD2Ds =
N∑
j=1
∆DD2Ds(j) , (9)
where N is the number of the planes that the clock tree
spans. ∆DD2Ds(j) is the variation of the delay of the clock path
from the clock source to sink s in plane j. The D2D delay
variations of the buffers in the same plane are fully corre-
lated. The distribution of ∆DD2Ds(j) is, therefore, a Gaussian
Clock 
source
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ns,k
ns
nk
Figure 5: The number of buffers shared by two sinks.
distribution and the resulting PDF is
f∆DD2D
s(j)
= N (0, (
ns(j)∑
i=1
σdD2D
s(j,i)
)2), (10)
where ns(j) is the number of buffers located in plane j along
this clock path and dD2Ds(j,i) is the delay related to the i
th
buffer in plane j.
The D2D variation ∆DD2Ds(j) is independent from ∆D
D2D
s(k)
for any j 6= k. Consequently, according to (9), the distri-
bution of ∆DD2Ds is also a Gaussian distribution and the
resulting PDF is
f∆DD2Ds = N (0,
N∑
j=1
σ2DD2D
s(j)
). (11)
The distribution of ∆Ds is approximated as a Gaussian dis-
tribution through (8) and (11).
Some of the above expressions are widely used in model-
ing process variations. Based on these expressions, a model
for the skew variation of 3-D clock trees is proposed in the
following section
4.3 Clock SkewDistribution in 3-DClock Trees
For a 3-D clock tree with S sinks distributed in N planes,
the skew variation ∆msk between sink s and sink k is
∆msk = ∆m
WID
sk + ∆m
D2D
sk (12)
= ∆DWIDs −∆DWIDk + ∆DD2Ds −∆DD2Dk .
According to (8) and (11), the mean value of ∆msk is zero.
∆DWIDs −∆DWIDk and ∆DD2Ds −∆DD2Dk are independent
from each other. Consequently, ∆mWIDsk and ∆m
D2D
sk are
discussed separately in the following subsections.
4.3.1 SkewModel of 3-D Clock Trees with WID Vari-
ations
WID variations affect the delay of each buffer indepen-
dently. According to (8), the distribution of ∆mWIDsk =
∆DWIDs −∆DWIDk is also a Gaussian distribution,
fmWID
sk
= N (0, σ2mWID
sk
), (13)
σ2mWID
sk
=
ns∑
i=ns,k+1
σ2dWID
s(i)
+
nk∑
j=ns,k+1
σ2dWID
k(j)
, (14)
where ns,k is the number of the buffers shared by the clock
paths ending at sinks s and k, respectively, as depicted in
Fig. 5.
4.3.2 SkewModel of 3-D Clock Trees with D2D Vari-
ations
Unlike WID variations, the skew fluctuation caused by
D2D variations is not obtained by adding independent ran-
dom variables. The correlation between every two terms in
the expression of ∆mD2Dsk can be one or zero (i.e., fully cor-
related or uncorrelated, respectively). The skew variation
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∆mD2Dsk can be written as the sum of the terms in different
planes,
∆mD2Dsk =
N∑
j=1
∆mD2Dsk(j), (15)
∆mD2Dsk(j) =
ns(j)∑
i=1
∆dD2Ds(j,i) −
nk(j)∑
i=1
∆dD2Dk(j,i), (16)
where ∆dD2Ds(j,i) is the D2D delay variation related to the i
th
buffer on the jth plane along the clock path ending at sink
s. The number of buffers in jth plane along this path is
denoted as ns(j).
In (16), all the random variables are equally affected by
the D2D variations in plane j, which means that the cor-
relation between every two variables is one. Since ∆dD2Ds(j,i)
and ∆dD2Dk(j,i) are both modeled as Gaussian distributions,
∆mD2Dsk(j) is also a Gaussian distribution. In (15), ∀j1 6=
j2(1 ≤ j1, j2 ≤ N), ∆mD2Dsk(j1) is independent from ∆mD2Dsk(j2).
Consequently, ∆mD2Dsk is also described by a Gaussian dis-
tribution,
f∆mD2D
sk
= N (0, σ2mD2D
sk
), (17)
σ2mD2D
sk
=
N∑
j=1
σ2mD2D
sk(j)
, (18)
σmD2D
sk(j)
=
ns(j)∑
i=1
σdD2D
s(j,i)
−
nk(j)∑
i=1
σdD2D
k(j,i)
. (19)
According to (13) through (19), the skew variation ∆msk
between j and k in a 3-D clock tree is modeled as a Gaussian
distribution,
f∆msk = N (0, σ2mWID
sk
+ σ2mD2D
sk
). (20)
This model is used in the following section to investigate the
skew variation in 3-D ICs and scaled 2-D ICs for different
number of planes and technology nodes, respectively.
5. SIMULATION RESULTS
Based on the analysis results in Section 4.3, a global H-tree
topology is investigated highlighting the impact of process
variations on the clock skew in scaled 2-D and 3-D circuits.
The accuracy of the variation model is verified in Section
5.1. Simulation results for scaled 2-D ICs and 3-D ICs with
a different number of planes are presented and compared in
Section 5.2. The behavior of the skew variation for these
design paradigms is also discussed.
5.1 Accuracy of the Clock Skew Variation
Model for 3-D ICs
The proposed skew variation model is compared with Monte-
Carlo simulations in this section. The circuit used for this
purpose is an H-tree clock distribution network. This H-
tree is assumed to be placed in a circuit with area 10 mm×
10 mm.
The circuit is assumed to be implemented at a 90 nm
CMOS technology. The parameters of the interconnects
are obtained from the PTM 90 nm interconnect model [26].
The clock buffers consist of two inverters connected in series
based on a UMC 90 nm library [21]. The circuit parameters
used in the following sections are listed in Table 2. rint and
Table 2: Device and Interconnect Parameters of In-
vestigated Circuits.
rint [Ω/mm] cint [fF/mm] Rb [Ω] Cb [fF] Db [ps]
244.44 225.04 741.62 15.50 26.13
tsv [µm] ltsv [µm] ptsv [µm] Rtsv [Ω] Ctsv [fF]
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Figure 6: The H-tree used to examine the accuracy
of skew variation model.
cint are the interconnect resistance and capacitance per unit
length, respectively. The physical and electrical character-
istics of the TSVs are also listed in Table 2 and are based
on data reported in [24]. The diameter, length, and pitch of
TSVs are, respectively, notated as tsv, ltsv, and ptsv.
The topology of the H-tree used to examine the accu-
racy of the skew variation model is illustrated in Fig. 6.
The clock source is located at the center of the chip. There
are eight clock sinks, labeled from one to eight. The clock
buffers, which are marked with 4, are inserted following the
technique described in [22]. The wire segments between two
buffers are simulated using a standard pi model. Cadence
Spectre is used for the Monte-Carlo simulations [23]. The
Monte-Carlo simulation is repeated 1000 times.
Skews m1,2 and m1,8 are measured to illustrate the accu-
racy of the adopted model. The curves of cumulative dis-
tribution functions (CDF) from Spectre and the proposed
skew variation model are shown in Fig. 7.
The difference between the resulting standard deviation σ
of Spectre simulation and the skew variation model is within
10% between any pair of sinks in the investigated clock tree.
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Figure 7: Comparison of skew variation between
Spectre simulations and analytic skew model, where
(a) is the CDF of ∆m1,2 and (b) is the CDF of ∆m1,8.
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(a) (b)
Figure 8: The σ of skew between each pair of clock
sinks in a 2-D H-tree. (b) is the top view of (a).
As shown in Figs. 7(a)-7(b), the distribution of the clock
skew determined by the skew variation model has a reason-
able accuracy as compared with Monte-Carlo simulations.
5.2 Skew Variation of Scaled 2-D and 3-D
Clock Trees
The skew variation for a typical global H-tree topology
in scaled 2-D and 3-D ICs are investigated in this section.
The global H-tree topology is shown in Fig. 1. This H-
tree topology is selected among others [6, 12, 27] since this
topology provides a fairer comparison between the planar
and 3-D global clock trees. In this topology, the clock signal
is propagated to the sinks in other planes by multiple TSVs.
5.2.1 Skew Variation of Clock Trees in Scaled 2-D
ICs
For scaled 2-D ICs, since the investigated H-tree topol-
ogy is symmetric, the number, size, and location of buffers
along the paths are equal. The D2D variations, therefore,
affect these clock paths equally. Consequently, only WID
variations affect the variation of pair-wise skew.
The σmij between each pair of sinks of a 2-D H-tree is
illustrated in Fig. 8. Since σmij = σmji , only half of the
skew matrix is shown in Fig. 8 for clarity. In this example,
the electrical parameters are identical to those parameters
used in Section 5.1. The area of the circuit is 10 mm ×
10 mm. There are 256 sinks in the clock tree. A sink can be
either a local sub-tree, a clock mesh, or a cluster of registers.
X and Y axes denote the indices of sinks ordered as described
in Fig. 1. As shown in Fig. 8, σmij changes with the location
of sinks i and j. The σmij between the sinks which do not
share any segment of a clock path is the largest.
The 2-D H-tree is implemented at 90 nm, 65 nm, 45 nm,
32 nm, and 22 nm technology nodes to investigate the effect
of process variations on clock skew with technology scal-
ing. The number of sinks is considered to remain invariable
throughout these nodes. The area of the circuit is assumed
to scale with the feature size of the transistors. The elec-
trical characteristics of the wires and buffers are obtained
from ITRS [28]. The resulting largest σmij of the 2-D clock
tree at different technology nodes including process varia-
tions is illustrated in Fig. 9, where two variation scenarios
are investigated.
In Fig. 9, variation 1 is based on the assumption that
σDb
D′
b
,
σRb
R′
b
, and
σCb
C′
b
remain constant for all the technol-
ogy nodes. Variation 2 is based on the assumptions that
3σLeff = 10%L
′
eff and 3σVth = 30 mV [26], where Leff
is the effective channel length and Vth is the threshold volt-
age. As shown in Fig. 9, σmij decreases with the technology
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Figure 9: The largest σ of skew at different technol-
ogy nodes.
(a) (b)
Figure 10: The σ of skew between each pair of clock
sinks for a 3-D clock tree topology. (b) is the top
view of (a).
scaling for both scenarios. This situation is due to the de-
crease in σRb , σCb , σDb , and the decrease in the circuit area
and, consequently, in wire length with technology scaling.
The σmij for variation 2 is larger than variation 1, since
for variation 2,
σDb
D′
b
,
σRb
R′
b
, and
σCb
C′
b
increase with the de-
creasing feature size. This situation is due to the effect of
process variations which is predicted to increase with tech-
nology scaling [2, 28].
5.2.2 Skew Variation in 3-D Clock Trees
As described by (15)-(19), for 3-D clock trees, the corre-
sponding clock skew is additionally affected by D2D vari-
ations. The skew variation between the sinks in different
planes vary spatially. The σmij between each pair of sinks
of a 3-D clock tree is illustrated in Fig. 10.
In this example, a 3-D clock tree spanning eight planes
is implemented using the topology shown in Fig. 1. The
electrical parameters of the wires are given in Section 5.1.
There are 32 sinks in each plane and 256 sinks in total. Sinks
1 to 32 are located in the first plane and sinks 33 to 64 are
located in the second plane, etc. As an example, consider
the σ of the skew between sinks 3 and 4. This variance is
determined by the z value of the point x = 3 and y = 4. As
shown in Fig. 10, σmij depends on the location of sinks i
and j. The σmij between the sinks in the same plane is the
smallest.
For 3-D ICs implemented at the same technology node,
the clock buffers are inserted by uniform buffer insertion
techniques under the same constraints of skew and slew rate.
Rin and Cl of each buffer, therefore, remain approximately
the same. For a 3-D clock tree, as described by (14), the
σmWID
(s,k)
between two sinks decreases as the number of non-
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Table 3: Mean Value, the Maximum Standard De-
viation of Skew, and the Resulting Clock Frequency.
# of planes 1 2 3 4 5 6 7 8 9 10
µ [fs] 0 2.9 9.8 20.9 36.0 55.2 78.5 106 137 173
σ [ps] 12.1 11.1 10.5 10.3 10.2 10.3 9.5 8.9 9.0 9.1
µ/σ [%] 0 0.0 0.1 0.2 0.4 0.5 0.8 1.2 1.5 1.9
fmax [GHz] 2.75 3.00 3.19 3.25 3.26 3.22 3.50 3.74 3.72 3.65
shared clock buffers (e.g., the buffers after the ns,k buffers in
Fig. 5) decreases. For 3-D ICs with total area A1, the side
length of each plane is L =
√
A1
N
. The number of buffers in
one plane decreases as L decreases for a greater number of
planes forming the 3-D circuit.
As the number of planes increases, however, both the
number of buffers connected to a TSV and the length of
TSVs increase. The load of the buffers driving the TSVs
increases, which results in the increase of σd(i), as described
by (3). This situation counteracts the benefit of decreasing
the number of clock buffers in a plane. Consequently, for
the 3-D H-tree, the distribution of pair-wise skew changes
non-monotonically as the number of planes increases.
The maximum skew variation of 3-D clock trees spanning
different planes is reported in Table 3. The nominal value
(µ) and the standard deviation (σ) of the maximum skew
between the first and the topmost planes are reported in
Table 3. Note that µ depends upon the clock tree topology.
In 2-D H-trees, µ is equal to zero. In 3-D H-trees, the TSVs
introduce larger mean skew with the increasing number of
planes. The variance is determined by process variations.
The importance of process variations is described by µ/σ.
The skew variation is shown to be dominant as µ/σ < 2%.
The maximum supported clock frequency fmax of a circuit
is constrained by the skew [5]. Although fmax is typically de-
termined by the critical path delay, the skew criterion is used
here to offer a tangible explanation of the effect of process
variations on the performance of circuits. The maximum
tolerant skew is assumed to be 10% 1
fmax
for the simulated
3-D clock trees. To achieve a timing yield higher than 99%,
fmax should be smaller than 10%
1
mij(3σ)
, where mij(3σ) is
the skew at the 3σ point from the mean value.
The fmax determined by the skew variation is reported in
the last row of Table 3. The reported fmax changes non-
monotonically with the number of planes, from 2.75 GHz to
3.74 GHz. Consequently, the maximum supported clock fre-
quency of this 3-D clock tree can be improved up to 36% by
selecting the proper number of planes. For a specific tech-
nology node, increasing the number of planes can decrease
the effect of process variations as compared with a planar
circuit, which is also indicated in [3].
The skew variation due to technology scaling and 3-D in-
tegration is reported in Table 4 and illustrated in Fig. 11.
In Table 4, the first column denotes the technology node and
the first row denotes the number of planes of a 3-D circuit.
As reported in Table 4 and shown in Fig. 11, the skew vari-
ation decreases monotonically with technology scaling but
non-monotonically with 3-D integration.
From Table 4 and Fig. 11, the skew variation is shown to
decrease more with technology scaling as compared to the
increase in the number of planes for a 3-D circuit. For exam-
ple, the skew variation along column two (scaled 2-D ICs)
in Table 4, decreases more as compared to the reduction
Table 4: Standard Deviation of Skew in 3-D ICs with
Different Number of Planes and with Technology
Scaling. All Values are in ps.
Tech. node
# of planes
1 2 3 4 5 6 7 8 9 10
90 nm 12.1 11.1 10.5 10.3 10.2 10.3 9.5 8.9 9.0 9.1
65 nm 10.6 10.1 9.6 9.1 8.5 8.7 8.8 8.6 8.6 8.3
45 nm 9.6 9.3 9.0 7.7 8.2 8.3 8.2 7.9 7.6 7.4
32 nm 6.7 5.4 6.0 6.5 6.2 6.2 5.7 6.2 6.1 5.9
22 nm 5.4 4.8 5.2 4.9 4.8 4.8 4.7 4.6 4.7 4.7
2
4
6
8
10 20
40
60
80
1004
6
8
10
12
14
Technology [nm]# of planes
σ 
o
f 
sk
ew
 [
ps
]
Figure 11: σ of skew according to different number
of planes at different technology nodes.
in skew variation along the third row (multiplane circuit).
Note, however, that the speed of the circuit as determined by
the critical path delay increases with the number of planes
more as compared with the scaled 2-D circuit as also dis-
cussed in [3, 17]. In addition, a multiplane circuit with a
comparable or smaller skew variation can be used instead of
a planar 2-D circuit at a smaller technology node. For ex-
ample, a three plane 3-D IC at 65 nm exhibits similar skew
variation with a planar circuit at 45 nm as listed in Table
4. The same applies for a four plane 3-D IC at 90 nm and
a planar circuit at 65 nm. At deep submicrometer nodes,
however, directly increasing the number for a 3-D IC im-
plemented at an older technology node cannot decrease the
skew variation as effectively as a deeply scaled planar 2-D
circuit.
6. CONCLUSIONS
The effect of process variations of devices on the clock
skew of scaled 2-D ICs and 3-D ICs is analyzed in this pa-
per. An accurate method to estimate the skew variation
within both 2-D and 3-D clock trees considering the effect
of the input slew on the clock buffers is presented. Employ-
ing the proposed skew model and using an industrial 90 nm
CMOS technology as the baseline technology, skew variation
is observed to decrease in different ways between technology
scaling and 3-D integration.
A planar global H-tree and an extension of this topology in
three dimensions are investigated. Although the skew varia-
tion in 2-D ICs with technology scaling decreases more than
3-D integration, for the investigated 3-D clock trees, the re-
sulting maximum supported clock frequency is enhanced up
to 36% by selecting the proper number of planes. 3-D inte-
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gration provides an alternative to offer high device density
and low process-induced skew variation without the need of
technology scaling. In addition, a combination of technology
scaling and vertically integration produces the lowest skew
variation in the clock distribution network.
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